

# **TCPA PC Specific Implementation Specification**

***Version 1.00  
September 09, 2001***

Copyright © 2001 Compaq Computer Corporation, Hewlett-Packard Company, IBM Corporation,  
Intel Corporation, Microsoft Corporation

All rights reserved.

#### **DISCLAIMERS:**

THIS SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE.

NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED OR INTENDED HEREBY.

COMPAQ, HP, IBM, INTEL, AND MICROSOFT, DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF PROPRIETARY RIGHTS, RELATING TO THE USE OF THE INFORMATION IN THIS SPECIFICATION AND TO THE IMPLEMENTATION OF INFORMATION IN THIS SPECIFICATION. COMPAQ, HP, IBM, INTEL, AND MICROSOFT, DO NOT WARRANT OR REPRESENT THAT SUCH IMPLEMENTATION(S) WILL NOT INFRINGE SUCH RIGHTS.

WITHOUT LIMITATION, COMPAQ, HP, IBM, INTEL, AND MICROSOFT DISCLAIM ALL LIABILITY FOR COST OF PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES, WHETHER UNDER CONTRACT, TORT, WARRANTY OR OTHERWISE, ARISING IN ANY WAY OUT OF USE OR RELIANCE UPON THIS SPECIFICATION OR ANY INFORMATION HEREIN.

All product names are trademarks, registered trademarks, or service marks of their respective owners.

# Change History

Version	Date	Description
1.00 RC1	August 16, 2001	Proposed initial release candidate
1.00 RC1.1	August 23, 2001	Editorial Corrections.
1.00 RC 2	August 23, 2001	Re-added Preface to give a location for post release comments. Change 7.2.3 EV_ACTION Event Types event: "Booting BCV Device s" Made clarifications to wording in section 8.3.2
1.00 Final	September 09, 2001	Final Release

# Table of Contents

1.	Introduction and Concepts.....	6
1.1	PC Architecture .....	6
1.2	Definitions .....	9
1.2.1	BIOS Recovery Mode .....	9
1.2.2	Core RTM (CRTM) .....	9
1.2.3	Central Processing Unit (CPU) .....	9
1.2.4	Immutable .....	9
1.2.5	Initial Program Loader (IPL).....	9
1.2.6	Manufacturer.....	10
1.2.7	Measurement and Measure.....	10
1.2.8	Motherboard .....	10
1.2.9	Pre-Boot State .....	10
1.2.10	Post-Boot State.....	10
1.2.11	Platform.....	10
1.2.12	Platform Reset .....	11
1.2.13	System.....	11
1.2.14	TCPA Main Specification .....	11
1.2.15	TCPA TSS Specification.....	11
1.2.16	Trusted Building Block (TBB).....	11
1.3	Concepts .....	12
1.3.1	Immutable .....	12
1.3.2	Trusted Building Block (TBB).....	12
1.3.3	Platform Reset Types .....	12
1.3.4	Core RTM (CRTM) .....	12
1.3.5	Boot State Transition .....	13
1.3.6	Establishing the Chain of Trust.....	13
2.	Integrity Collection & Reporting .....	14
2.1	Concepts .....	14
2.1.1	Initial TBB control and Platform Reset.....	14
2.1.2	Transferring Control.....	14
2.2	PCR Usage .....	14
2.2.1	PCR[0] – CRTM, POST BIOS and Embedded Option ROMs .....	14
2.2.2	PCR[1] - Motherboard Configuration .....	15
2.2.3	PCR[2] - Option ROM Code .....	16
2.2.4	PCR[3] – Option ROM Configuration and Data .....	17
2.2.5	PCR[4] - IPL Code .....	17
2.2.6	PCR[5] – IPL Configuration and Data .....	18
2.2.7	PCR[6] – State Transition .....	18
2.2.8	PCR[7] – Reserved .....	19
3.	Platform Setup and Configuration .....	20
3.1	Pre-Boot ROM-based Setup.....	20
3.2	Post-Boot ROM-based Setup .....	20
3.3	Reference Partition .....	20
3.4	OS Based Setup Utility .....	20
4.	Maintenance .....	21
4.1	BIOS Recovery Mode .....	21
4.2	Flash Maintenance.....	21
4.2.1	Manufacturer Approved Environment (MAE).....	21
4.2.2	Non-Manufacturer Approved Environment (NMAE) .....	22
5.	TCPA Credentials .....	23
5.1	Platform Certificate .....	23

5.2	Platform Conformance Certificate .....	23
5.3	Method of Verification .....	23
5.4	Validation Certificate Header .....	23
6.	IPL Code, Power States, and Transitions .....	24
6.1	Architecture and Definitions .....	24
6.2	Procedure for Transitioning the TPM from Pre-Boot to Post-Boot .....	24
6.2.1	Extending PCR[4] – The IPL Code.....	24
6.2.2	Extending PCR[5] – IPL Configuration and Data .....	24
6.2.3	Logging of Boot Events.....	25
6.2.4	Passing Control of the TPM from Pre-Boot to Post-Boot .....	25
6.2.5	Various Boot Devices and Special Treatment they may receive.....	25
6.3	Power States, Transitions, and TPM Initialization .....	26
6.3.1	Definitions and Conditions during Power States .....	27
6.3.2	Power State Transitions.....	28
7.	Event Logging .....	32
7.1	ACPI Table Usage .....	32
7.2	Measurement Event Log .....	33
7.2.1	Platform Independent Event Log Structure .....	34
7.2.2	Platform Specific Event Log .....	34
7.2.3	EV_ACTION Event Types .....	36
8.	Implementation .....	38
8.1	Application Level Interface .....	39
8.1.1	General Calling Convention.....	39
8.1.2	Return Codes.....	40
8.1.3	TCPA_StatusCheck .....	41
8.1.4	TCPA_HashLogExtendEvent .....	42
8.1.5	TCPA_PassThroughToTPM .....	44
8.1.6	TCPA_ShutdownPreBootInterface .....	46
8.1.7	TCPA_LogEvent .....	47
8.1.8	TCPA_HashAll .....	49
8.1.9	TCPA_TSS .....	50
8.1.10	TCPA_BIOSReserved .....	52
8.1.11	TCPA_BIOSVendorReserved .....	53
8.2	TPM Driver Interfaces .....	54
8.2.1	Module Architectures .....	54
8.2.2	Memory Absent (MA) Driver .....	56
8.2.3	Memory Present (MP) Driver .....	61
8.3	Physical Presence .....	70
8.3.1	Physical Switch .....	70
8.3.2	Indication of Physical Presence from the CRTM .....	70

# Corrections and Comments

Please send corrections and comments regarding this specification to:

[PCSV1@TRUSTEDPC.ORG](mailto:PCSV1@TRUSTEDPC.ORG)

## **1. Introduction and Conc pts**

**ଶ୍ରୀକୃତ୍ତି ପାଦମିଶ୍ରଙ୍କାଳିନୀଙ୍କ ଅବସଥାରୁକୁ**

இது கிராமத்தின் ஒரு வீசு என போய்சொல்லப்படுகிறது. இது மொத்தம் ஏழ்வூரைக்கண்டு கீழ் நீர் கீழ் கட்டு கீழ்க்காண்டு கிராமத்திலேயிருக்கிறது.



This specification also references the following specifications. The reader is expected to be familiar with the concepts and terminology contained in each where relevant:

- Plug and Play BIOS Specification Version 1.0A
  - Advanced Configuration and Power Interface Specification Revision 2.0 July 27, 2004
  - BIOS Boot Specification Version 1.01 January 11, 1998
  - BIOS Integrity Services Application Programming Interface Version 1.0
  - System Management BIOS Register and Function Reference
  - “BIOS规范” BIOS/BIOS CD-ROM Format Specification Version 1.0, January 25, 1995
  - Protected Environment Interface Specification (PEI) Specification Version 2.1
  - PARTIES (Protected Area Run Time Interface Extension Services) Working Draft T13.101/367; Revision 3 September 30, 2000.


*End of informative comment.*

## 1.1 PC Architecture

## State of informative comments

The concepts and descriptions of the PC architecture are described below in both the physical and logical terms in the descriptions. While the diagram indicates physical connections, the connections and associations between the components are logical.

~~End of Informational Document~~



□ Figure 1-1 Components of the PC

## 1.2 Definitions

### 1.2.1 BIOS Recovery Mode

**Start of informative comment**  
This mode is used to boot the system from a recovery media. It is typically used to restore the system to its original state or to repair it if it has become corrupted. It may also be used to update the BIOS or other system components. This mode is typically entered by pressing a specific key during the POST process.

### 1.2.2 Core RTM (CRTM)

**Start of informative comment**  
The Core Runtime Environment (CRTM) is a component of the BIOS that provides a runtime environment for the system. It is responsible for managing system resources, such as memory and I/O devices, and providing a platform for the execution of the operating system. The CRTM is typically implemented as a set of firmware modules that are loaded into memory during the POST process.

### 1.2.3 Central Processing Unit (CPU)

**Start of informative comment**  
The Central Processing Unit (CPU) is the primary component of the system that executes instructions. It is responsible for performing arithmetic, logical, and control operations. The CPU is typically implemented as a microprocessor or microcontroller. The term "CPU" is often used to refer to the entire processor chip, including the memory and cache, although in some contexts it may refer to the core processor only.

**End of informative comment**

### 1.2.4 Immutable

**Start of informative comment**  
See Section 1.2.1 Immutable  
**End of informative comment**

### 1.2.5 Initial Program Loader (IPL)

**Start of informative comment**  
This is the code that executes during the POST/Boot stage. The purpose of this code is to load the Post-Boot environment.  
**End of informative comment**

### 1.2.6 Manufacturer

*Start of informative comments*

The entity that designs, manufactures or sells the computer system or the computer system's components, and is identified by the manufacturer identifier in the system's configuration information.

*End of informative comments*

### 1.2.7 Measurement and Measure

*Start of informative comments*

The state of the system prior to the invocation of the INT 19h or its equivalent.

*End of informative comments*

### 1.2.8 Motherboard

*Start of informative comments*

An entity that is specified by the BIOS developer which is composed of one or more PCBs and their components physically or logically attached and supplied by the manufacturer.

*End of informative comments*

### 1.2.9 Pre-Boot State

*Start of informative comments*

The state of the system prior to the invocation of the INT 19h or its equivalent.

*End of informative comments*

### 1.2.10 Post-Boot State

*Start of informative comments*

The state of the system after the invocation of the first INT 19h or its equivalent. This may include OS, PARTIES, diagnostics, etc.

*End of informative comments*

### 1.2.11 Platform

*Start of informative comments*

The entity that generates and receives information to and from the user. The Platform is composed of the Motherboard to which the CPU and primary peripheral devices are attached<sup>1</sup>, the CPU(s), all BIOSes, the TPM, and peripherals attached to the main board.

*End of informative comments*

<sup>1</sup> Primary peripheral device refers to devices which directly attach to and directly interact with the CPU. Examples are PCI cards, LPC components, USB Host controller and root hub, attached serial and parallel ports, etc. Examples of devices not included in this class are USB and IEEE 1394 devices.

### 1.2.12 Platform Reset

*Start of informative comment:*

The event that causes the components of the Platform to enter their reset condition including the TPM (caused by a TPM\_Init). Upon a Platform Reset, the CPU MUST begin execution at the CRTM. This event MUST cause a PCI\_Reset. Unless otherwise stated, the result of a Platform Reset MUST cause the equivalent of transitioning the motherboard from the S5 state (i.e., It may not cause a transition from S3.)

*End of informative comment.*

The event that causes the components of the Platform to enter their reset condition including the TPM (caused by a TPM\_Init). Upon a Platform Reset, the CPU MUST begin execution at the CRTM. This event MUST cause a PCI\_Reset. Unless otherwise stated, the result of a Platform Reset MUST cause the equivalent of transitioning the motherboard from the S5 state (i.e., It may not cause a transition from S3.)

### 1.2.13 System

*Start of informative comment:*

This section contains additional system level requirements that are specific to the system.

*End of informative comment.*

### 1.2.14 TCPA Main Specification

*Start of informative comment:*

Refer to the TCPA Main Specification version 1.0 as released.

*End of informative comment.*

### 1.2.15 TCPA TSS Specification

*Start of informative comment:*

Refer to the TCPA TSS Specification version 1.0 as released.

*End of informative comment.*

### 1.2.16 Trusted Building Block (TBB)

*Start of informative comment:*

The combination of the CRTM, TPM, certification of the CRTM to the motherboard, and the combination of the TPM to the motherboard. See section 1.3.2 Trusted Building Block (TBB).

*End of informative comment.*

## 1.3 Concepts

### 1.3.1 Immutable

In this specification immutable means that in order to maintain trust in the Platform, the replacement or modification of code or data MUST be performed by a Platform manufacturer-approved agent and method. This allows a manufacturer to establish an upgrade method for the portion of the Platform which is the CRTM with consideration of the security properties of the Platform's Protection Profile.

### 1.3.2 Trusted Building Block (TBB)

The combination of the CRTM, TPM, connection of the CRTM to the motherboard, and the connection of the TPM to the motherboard. The connection of the CRTM to the TPM is done through transitive trust of the CRTM connection and the TPM connection.

Since the CRTM and the TPM are the only trusted components of the Motherboard and since indication of physical presence requires a trusted mechanism to be activated by the platform owner, the indication of physical presence MUST be contained within the TBB.

### 1.3.3 Platform Reset Types

#### *Start of informative comment*

A Cold Boot Platform Reset occurs when transitioning the Platform from a Full Power-Off state to which no OS specific state or status is preserved on the Platform except for that which is contained on any OS load device to a Power-On state. This excludes returning from various power or suspend states which can occur after the Cold Boot Reset from an OS present state.

A Hardware Platform Reset occurs when a single activity on the system signal of all Platform components. This may be a user initiated event or a hardware initiated event triggered by a command to a hardware component which asserts the reset line.

A Warm Boot Platform Reset occurs when software (often caused by a user keybounce input but may be software induced) causes a Platform Reset.

#### *End of informative comment*

For all types of Platform Resets the CPU SHALL begin executing code with the CRTM's Platform initialization code. The Platform MUST perform a Platform Reset. No System component SHALL block the PCI\_Reset signal to any of the System components.

### 1.3.4 Core RTM (CRTM)

The Core Root of Trust for Measurement (CRTM) MUST be an immutable portion of the Platform's initialization code that executes upon a Platform Reset. The Platform's execution MUST begin at the CRTM upon any Platform Reset.

**The trust in the Platform is based on this component. The trust in all measurements is based on the integrity of this component.**

Currently, in a PC, there are at least two types of CRTM architectures:

- CRTM is the BIOS Boot Block.

#### *Start of informative comment*

In this architecture the BIOS is composed of a BIOS Boot Block and a POST BIOS. Each of these are independent components and each can be updated independent of the other. In this

President of the Board of Directors, during the first three years of the new century.

#### Final Summary

The Manufacturer MUST control the update, modification, and maintenance of the BIOS Boot Block component, while either the Manufacturer or a 3<sup>rd</sup> party supplier may update, modify, or maintain the POST BIOS component. If there are multiple execution points for the BIOS Boot Block, they must all be within the CRTM.

- CRTM is the entire BIOS

Journal of Health Politics, Policy and Law, Vol. 32, No. 4, December 2007  
DOI 10.1215/03616878-32-4 © 2007 by The University of Chicago

<sup>1</sup> See, e.g., *United States v. Ladd*, 100 F.2d 100, 103 (5th Cir. 1938) (holding that a conviction for mail fraud was not barred by the statute of limitations); *United States v. Gandy*, 100 F.2d 100, 103 (5th Cir. 1938) (same).

The Manufacturer MUST control the update, modification, and maintenance of the entire BIOS

### **1.3.5 Boot State Transition**

The transition between Pre-Boot and Post-Boot states is the first invocation of INT 19h or equivalent.

### **1.3.6 Establishing the Chain of Trust**

### **1.3.6.1 Bindings**

#### **1.3.6.1.1 Bindings between an Endorsement Key, a TPM, and a Platform.**

The relationship between the Endorsement Key, a TPM, and a Platform is described in Section 2.2 of the [TCPA Main Specification](#).

### 1.3.6.1.2 Binding Methods.

新編重刊古今圖書集成醫學卷之三

This method of defining the  $\mathcal{M}_\theta$  as the  $\mathcal{M}$ -measurable  $\sigma$ -algebra generated by the  $\mathcal{F}_t$  is often referred to as the  $\mathcal{M}$ -filtration, and is not specified here. There are many other ways to define the  $\mathcal{M}_\theta$ , e.g., by specifying the class of deterministic real functions which are  $\mathcal{M}_\theta$ -measurable relative to the  $\mathcal{M}_\theta$ -measurable sets.

卷之三

The Court of Appeal has held that the evidence of Dr. G. H. D. Smith, M.D., of the University of Michigan, and of Dr. J. W. T. Gandy, M.D., of the Mayo Clinic, is admissible in evidence in this case.

The Shinkansen is the backbone of Japan. The Shinkansen is a major part of Japanese infrastructure and is physically built to last. If the Shinkansen were to be taken off the tracks, it would be difficult to replace it. It is also a major source of revenue for Japan, as the Shinkansen would require a lot of energy and fuel to operate.

#### Final examination results

## 2. Integrity Collection & Reporting

### 2.1 Concepts

#### 2.1.1 Initial TBB control and Platform Reset

Upon Platform Reset the CRTM MUST have control of the TBB.

#### 2.1.2 Transferring Control

Prior to transferring control an executing entity MUST measure the entity to which it will transfer control.

### 2.2 PCR Usage

#### *Start of informative comment:*

This section defines the PCR assignments used for collecting integrity samples across the architecture, for collecting the metrics. The first eight PCR slots are defined for use within the POST-Reset Configuration (PCR[0] through PCR[7]) and the code which is primarily Pre-Boot) throughout the BIOS vendor code and thus, any additional code is expected and originates from PCR[8] as described below.

Each time a PCR is measured, a log entry is made in the TCPA Event Log. Refer to the Chapter 6 for how the final PCR digests were built.

***End of informative comment.***

Summary of the defined PCR usage:

PCR Index	PCR Usage
0	CRTM, BIOS and Platform Extensions
1	Platform Configuration.
2	Option ROM Code.
3	Option ROM Configuration and Data.
4	IPL Code (usually the MBR)
5	IPL Code Configuration and Data (for use by the IPL code)
6	<u>State Transition and Wake Events</u>
7	<u>Reserved for future usage. Do not use.</u>

#### 2.2.1 PCR[0] – CRTM, POST BIOS and Embedded Option ROMs

#### *Start of informative comment:*

The CRTM may measure itself to PCR[0] and must measure to PCR[0] any portion of the POST BIOS, integrated Manufacturer Controlled Embedded Option ROMs, firmware, etc. that are provided as part of the Motherboard. Only executable code is logged. Configuration data such as ESCD should not be measured as part of this PCR.

All these components and any update to them are under the control of the manufacturer or its agent.

#### *End of informative comment.*

Entities that **MUST** be Measured:

- The CRTM's version identifier.
- All firmware physically bound to the motherboard
  - Manufacturer Controlled Embedded Option ROMs  
These are Embedded Option ROMs whose release and update is controlled by the Manufacturer.
  - Embedded SMM code and the code that sets it up.
- ACPI flash data prior to any modifications.
- BIS code (excluding the BIS certificate).

**Entities that MAY be Measured:**

- Any other code or information that is relevant to the CRTM, POST BIOS or Platform Extensions.

**Method for Measurement for a Compound BIOS:**

The CRTM performs these measurements as follows:

1. Log the CRTM's version identifier.
2. Measure the code to which the CRTM is transferring control.

The POST BIOS may need to reconstruct events that could not be recorded due to the unavailability of memory. If it does so it places this information into the Event Log and MUST NOT extend PCR[0] with this reconstructed information.

3. The remaining measurements MAY be performed in any order.

**Method for Measurement for an Integrated BIOS:**

The CRTM performs these measurements as follows:

1. Log the CRTM's version identifier.
2. The CRTM measures the remainder of the All BIOS firmware.

## 2.2.2 PCR[1] - Motherboard Configuration

**PCR[1] Configuration**  
The PCR[1] configuration is determined by the configuration of the system board and the configuration of the BIOS ROM [1].  
The BIOS Configuration is an internal information that is very sensitive thus configuration of the BIOS Configuration is disabled.  
The configuration of the system board and the configuration of the BIOS Configuration is measured during a self-test.

**Log of Configuration**  
These measurements occur only while in the Pre-Boot state.

**Entities that MUST be Measured:**

The following entities MUST always be measured. These MUST NOT be disabled:

- If the BIOS loads a CPU microcode update, it is measured.

- Platform Configuration including the state of any disable flags affecting the measurement of entities into this PCR.

#### Entities that MAY be Measured:

The following entities MUST be measured if measurement of the following entities is enabled by the system. These MAY be Disabled:

- BIS certificate.
- POST BIOS-Based ROM strings.

#### Entities that MAY be Measured

While the code to implement the above entities is mandatory, the code to implement measurement of these entities is optional. It is not required to measure the components of the following that contain privacy information but if implemented, the rest of the information MUST be.

- ESCD, CMOS and other NVRAM data
- SMBIOS structures
- Passwords

#### Entities that MUST NOT be Measured

- Values and registers that are automatically updated (e.g., clocks).
- System unique information such as asset, serial numbers, etc...

#### Method for Measurement:

The BIOS performs these measurements as follows:

1. The entities specified in this PCR MAY be measured in any order deemed appropriate by the implementer. Where possible these measurements SHOULD occur prior to measuring Option ROMs.

### 2.2.3 PCR[2] - Option ROM Code

#### *Start of informative comment*

Option ROMs contained on non-Platform adapters are measured by the BIOS to PCR[2]. There may be two portions of Option ROMs: Visible and Hidden. Each is measured and logged to PCR[2].

#### Visible Portion

The portion of the Option ROM that is visible to the BIOS MUST be measured by the BIOS.

#### Hidden Option ROM Code

Some Option ROMs may use patching or other techniques to load and execute code that was not visible to the BIOS when measuring the visible portion of the Option ROM. It is the responsibility of the Option ROM to measure this code prior to executing any portion of the hidden Option ROM code.

#### *End of informative comment*

Any application that modifies the Option ROM code MUST measure the new code into PCR[2] or cause a Platform Reset.

**Entities to be Measured:**

- The portion of the Option ROM that is visible to the BIOS.
- The portion of the Option ROM that is not visible to the BIOS is measured by the Option ROM.
- Non-Manufacturer Controlled Embedded Option ROMs

These are Embedded Option ROMs that are physically contained on the Motherboard (as opposed to an add-in card) but the release and control of any update is not controlled by the (Motherboard) Manufacturer.

**Method for Measurement:**

The BIOS performs these measurements as follows:

1. Log the event OptionROMExecute for each option ROM.
2. The entities specified in this PCR MAY be measured in any order deemed appropriate by the implementer.
3. Repeat until all Option ROMs are measured and executed.

Option ROMs perform these measurements as follows when they execute:

1. Measure the event "Un-hiding Option ROM Code" when un-hiding Option ROM code.
2. Measure the "hidden" Option ROM Code.

### 2.2.4 PCR[3] – Option ROM Configuration and Data

**Entity information**

The Option ROMs to which they may have configuration and other data relevant to the execution of the PCR[3] must be Option ROMs running in a measurement environment.

**Entity information requirement**

Any application that modifies the Option ROM configuration MUST measure the new configuration into PCR[3] or cause a Platform Reset.

**Entities to be Measured:**

- Configuration data specific to Option ROM or the adapter that hosts the Option ROM.
- Other data, including comments, specific to Option ROM or the adapter that hosts the Option ROM.

**Method for Measurement:**

The Option ROM or Application performs these measurements as follows:

1. Measures the event OptionROMConfig.
2. Measure any of the above in any order while executing.

### 2.2.5 PCR[4] - IPL Code

**Entity information**

If IPL Code returns control back to the BIOS, each subsequent PCR must be separately measured.

*End of informative comment.*

**Entities to be Measured:**

- Each IPL that is attempted and executed.
- Additional code that is loaded by the IPL.

**Entities to Exclude:**

- Portions of IPL pertaining to the specific configuration of the platform. (e.g., disk geometry in the MBR).

**Method for Measurement:**

See section 6.2.3 Logging of Boot Events for further detail.

The BIOS performs these steps as follows:

1. Measure EV\_ACTION with the relevant event.
2. Measure the IPL Code.
3. If control returns to the BIOS, measure that event.
4. Go to Step 1.

A complete description of the method for measuring is found in Section 6 IPL Code, Power States, and Transitions

## 2.2.6 PCR[5] – IPL Configuration and Data

*Start of informative comment.*

The IPL Code may have configuration or other data that is relevant to the measured properties of the Platform. An example of this is IPL code that allows the selection of alternate boot partitions. In this example, the partition selection information would be logged to this PCR by the IPL code.

Information measured into this PCR by the BIOS is static information embedded within the IPL code such as the disk geometry within the MBR.

*End of informative comment.*

**Entities to be Measured:**

- All relevant IPL configuration data.
- Static data contained within the IPL Code (e.g., disk geometry)

**Method for Measurement:**

The IPL code measures all relevant IPL configuration data per its defined events.

The BIOS measures the static data as events defined in Section 7.2.2 Platform Specific Event Log

## 2.2.7 PCR[6] – State Transition

*Start of informative comment.*

Events recorded to this PCR are events related to State Transitions and Wake Events.

~~This document is preliminary information.~~

**Entities to be Measured:**

- Wake Events
- All relevant State Transitions.

**Method for Measurement:**

Wake events are measured by the Pre-Boot components as defined in Section 7.2.2 Platform Specific Event Log

State Transitions are measured by the Post-Boot components as defined in Section 7.2.2 Platform Specific Event Log

### 2.2.8 PCR[7] – Reserved

~~This document is preliminary information.~~  
~~For final version, refer to the TCPA Specification~~  
~~This document is preliminary information.~~

### 3. Platform Setup and Configuration

#### 3.1 Pre-Boot ROM-based Setup

Upon completion, this setup utility MUST perform a Platform Reset. This includes setup utilities provided by both the motherboard-based BIOS and Option ROMs.

Entry into this state is measured as event "Entering ROM Based Setup".

#### 3.2 Post-Boot ROM-based Setup

**Start of informative commentary**  
This is ROM-based setup or completed via keyboard during post-boot stage.  
**End of informative commentary**

The setup utility MUST NOT allow changes to platform configuration unless the Post-boot environment can measure the event or the setup utility provides a mechanism to notify the Post-Boot OS that a change occurred.

#### 3.3 Reference Partition

This is treated as IPL code. The setup utility within the reference partition MUST measure events that affect platform configuration.

#### 3.4 OS Based Setup Utility

The setup utility MUST measure events that affect platform configuration.

## 4. Maintenance

### *Start of informative comment*

The implementation of Maintenance is optional. If it is implemented it MUST be implemented as defined in this section.

### *End of informative comment*

Implementation of Maintenance is optional. If it is implemented it MUST be implemented as defined in this section.

### 4.1 BIOS Recovery Mode

#### *Start of informative comment*

The BIOS Recovery Mode is a mode of operation of the BIOS that allows the system to boot from a different boot source than the normal boot source. This mode is typically used to recover from a failed boot or to boot from a different boot source than the normal boot source.

The BIOS Recovery Mode is typically implemented by the BIOS vendor and is not controlled by the operating system. The BIOS Recovery Mode is typically implemented by the BIOS vendor and is not controlled by the operating system.

#### *End of informative comment*

It MUST NOT be possible for a BIOS Recovery Mode to allow impersonation of another valid boot state. This applies to the values in the pre-Boot PCRs. Upon completion, the BIOS Recovery Code MUST cause a Platform Reset.

### 4.2 Flash Maintenance

#### *Start of informative comment*

This section describes the Manufacturer Approved Environment (MAE) and includes the MAE update policy of the platform.

#### *End of informative comment*

#### 4.2.1 Manufacturer Approved Environment (MAE)

##### *Start of informative comment*

This is using a policy that is approved by the Manufacturer of the Platform.

##### *End of informative comment*

The CRTM MAY be updated while in MAE.

#### 4.2.2 Non-Manufacturer Approved Environment (NMAE)

~~Section 4.2.2 Non-Manufacturer Approved Environment~~

This is using a subset of the appropriate for the Manufacturer of the Test Model.

~~End of Non-Manufacturer Approved Environment~~

The CRTM MAY NOT be updated while in NMAE.

## 5. TCPA Credentials

All TCPA Credentials MUST be represented as Certificates as defined in Section "9.5 Instantiation of Credentials as Certificates" in the Main TCPA Specification.

### 5.1 Platform Certificate

Distribution is manufacturer controlled.

### 5.2 Platform Conformance Certificate

Distribution is manufacturer controlled.

### 5.3 Method of Verification

Verification of the entity against the hash value within the Validation Certificate is not required. If performed, the hash within the Validation Certificate must include the entire Validation Certificate Header excluding the Validation Certificate itself.

### 5.4 Validation Certificate Header

If present, the Validation Certificate will be contained within the Option ROM header as specified below according to the "Plug and Play BIOS Specification".

Offset	Size	Value	Description
0h	DWORD	TCPA (ASCII)	Signature
04h	BYTE	01h	Structure Revision
05h	BYTE	Varies	Length (in 16 byte increments)
06h	WORD	Varies	Offset of next Header (0000 if none)
	BYTE	Varies	Number of segments. Value of 0 indicates entire visible portion of Option ROM excluding the Validation Certificate
	WORD	Varies	Offset to 1 <sup>st</sup> segment included in Validation Certificate hash
	WORD	Varies	Length-1 of 1 <sup>st</sup> segment included in Validation Certificate hash
...	...		<i>Repeat for number of segments.</i>
...	...		
??h	BYTE	OFFh	Reserved
??h	BYTE	Varies	Checksum of this entire header as specified in the Plug and Play BIOS Specification
??h	Varies	Varies	Validation Certificate

## 6. IPL Code, Power States, and Transitions

### 6.1 Architecture and Definitions

#### *Definition of the term "Power State"*

A power state is defined as the current power consumption of the system. The power state is determined by the power source and the power management software. The power state is typically represented by a percentage value ranging from 0% to 100%. The power state is used to control the system's power consumption and to manage the system's resources. The power state is also used to determine the system's performance and to optimize the system's performance.

The power state is also used to manage the system's resources. The power state is used to determine the system's performance and to optimize the system's performance. The power state is also used to manage the system's resources. The power state is used to determine the system's performance and to optimize the system's performance.

The power state is also used to manage the system's resources. The power state is used to determine the system's performance and to optimize the system's performance.

*End of informative comment.*

### 6.2 Procedure for Transitioning the TPM from Pre-Boot to Post-Boot

#### *Definition of the term "comment"*

A comment is a piece of text that is not part of the main program. It is used to provide additional information about the program. A comment is typically preceded by a double slash (//) or a hash symbol (#).

*End of informative comment.*

#### 6.2.1 Extending PCR[4] – The IPL Code

#### *Definition of the term "comment"*

In order to extend PCR[4] to include the extended system, the BIOS needs to implement the extended PCR[4]. This is done by adding the extended PCR[4] to the BIOS configuration table. The extended PCR[4] is typically implemented by adding the extended PCR[4] to the BIOS configuration table.

*End of informative comment.*

#### 6.2.2 Extending PCR[5] – IPL Configuration and Data

#### *Start of informative comment*

PCR[5] is reserved for any configuration data that various transition code may need. For example, if a BIOS is transitioning to a MBR on a hard drive, then there may be no configuration needed. However, this PCR is to be utilized and extended by any boot loader for variable data.

*End of informative comment.*

### 6.2.3 Logging of Boot Events

Start of informative requirement

During a boot, the initial control over I/O is managed by the system BIOS. The BIOS may measure data from boot devices and make no changes to PCR[0-7] until the device causes a powerdown condition. This may occur during POST or during the boot of a secondary boot device. If the BIOS makes changes to PCR[0-7], it must do so before handing control over to the operating system.

End of informative requirement

Prior to calling INT19h, the event EV\_SEPARATOR SHALL be measured to the pre-boot PCRs (PCR[0-7]). This SHALL be followed by measuring the event "Calling INT 19h" to PCR[4]. If a boot device returns, an event indicating the nature of the return SHALL be measured to PCR[4]. Subsequent attempts to boot SHALL measure the boot device to PCR[4] and the event EV\_SEPARATOR to the pre-boot PCRs (PCR[0-7]).

### 6.2.4 Passing Control of the TPM from Pre-Boot to Post-Boot

Start of informative requirement

During a boot, initial control over I/O is managed by the system BIOS. The BIOS may measure data from boot devices and make no changes to PCR[0-7] until the device causes a powerdown condition. This may occur during POST or during the boot of a secondary boot device. If the BIOS makes changes to PCR[0-7], it must do so before handing control over to the operating system.

End of informative requirement

### 6.2.5 Various Boot Devices and Special Treatment they may receive

Start of informative requirement

- c) BIOS Device IPL Devices (BAPD)

If these are selected such as floppy drives, hard drives, CD-ROM drives, etc. The IPL code or BIOS drivers will be measured in PCR[4] just before implementing this code.

- c) Legacy IPL Devices

ବିଭିନ୍ନ ରେଟିଙ୍ଗ୍‌ର ଲୋକଙ୍କ କାମକାଳୀରେ ମିଳି ଥିଲା ଏହାରେ ପରିଚାଳନା କରିବାକୁ ପାଇଁ ଏହାରେ ପରିଚାଳନା କରିବାକୁ ପାଇଁ ଏହାରେ ପରିଚାଳନା କରିବାକୁ ପାଇଁ

© Page Design

卷之三十一

第二章 計算機的運算與資料處理

For more information about the program, contact the Office of Undergraduate Admissions at 800-447-4647 or visit [www.uga.edu/admissions](http://www.uga.edu/admissions).

卷之三

© 国立故宮博物院

© Legato Report


Find out more at [WWW.BATTELINGE.COM/DEER](http://WWW.BATTELINGE.COM/DEER)

### 6.3 Power States, Transitions, and TPM Initialization

### **Start a *transformative comment***

## பொது வினாக்கள் மற்றும் பதில்கள்.

### 6.3.1 Definitions and Conditions during Power States



#### 6.3.1.1 S1: Stand-by - Low wakeup latency sleeping state

- TPM State:** Fully working, because the TPM is still under power during S1 sleep state.
- Entering S1:** Nothing to do.
- During S1:** Nothing to do.
- Exiting S1:** Nothing to do.

#### 6.3.1.2 S2: Stand-by with CPU context lost

- TPM State:** Fully working, because the TPM is still under power during S2 sleep state.
- Entering S2:** Nothing to do.
- During S2:** Nothing to do.
- Exiting S2:** Nothing to do.

#### 6.3.1.3 S3: Suspend To Ram

- TPM State:** S3 is the most complex mode to handle, because PCR values are to be preserved by the platform during this mode. The mechanism to preserve the values cannot be accessible outside the TPM. During S3 the TPM must prohibit all TPM functions.
- Entering S3:** The post-boot driver MAY issue the TPM\_SaveState.
- During S3 :** May have power. This is hardware design dependent. If the TPM has the ability to preserve the contents of the PCRs without power, no power is needed to the TPM. However, if the TPM cannot maintain the contents of the PCRs without power, the Motherboard MUST provide sufficient power to the TPM to maintain the PCRs.
- Exiting S3:** The command to restore the PCRs is issued by the CRTM.

#### 6.3.1.4 S4 OS: Suspend To Disk

- TPM State:** All power, including auxiliary, is removed.
- Entering S4:** Nothing to do.
- During S4:** The TPM is off – Nothing to do.
- Exiting S4:** The PCRs will be lost, including the PCRs used by the OS, therefore the OS must establish new integrity. The OS, therefore, cannot attest to its original power-on state.

#### 6.3.1.5 S4 BIOS: Suspend To Disk

- TPM State:** All power, including auxiliary, is removed.

**Entering S4:** Nothing to do.

**During S4:** The TPM is off – Nothing to do.

**Exiting S4:** The PCRs will be lost, including the PCRs used by the OS, therefore the OS must establish new integrity. The PCR contents may be different from S4 from OS.

### 6.3.1.6 S5: Off State

**TPM State:** All power, including auxiliary, is removed.

**Entering S5:** Nothing to do.

**During S5:** The TPM is off – Nothing to do.

**Exiting S5:** The PCRs will be lost, including the PCRs used by the OS, therefore the OS must establish new integrity.

### 6.3.2 Power State Transitions

#### *Start of informative comment*

Each section has a set of comments that describe the code and process to provide the general purpose usage.

#### *End of informative comment*

In the following pseudo code is a suggested set of implementation that generalized the control flow of the motherboard during the pre-Boot state. Not all conditions and error states are included. This intended only as a guide.

### 6.3.2.1 S5 → S0

#### *Start of informative comment*

This the transition from a power off state to a power on state. Platform Reset is asserted. The full BIOS initialization sequence is executed.

#### *End of informative comment*

Starting from a power off state.

```

MAInitTPM (stType = TCPA_ST_CLEAR)
if (MAInitTPM returned OK)
{
    MAHashAllExtendTPM(CRTM version, PCR[0])
}
else // MAInitTPM returned Error
MAInitError:
{
    if (PMInitCRTM() indicated TPM failure)
    {
        // Keep communication path open.
        GoTo POST_BIOS      // Transfer control to POST BIOS.
    }
    else // Assume communication path failed
    {
        if (Disable TPM Interface is provided)
        {
            Disable Interface to TPM
        }
        else
        {
    
```

```

        Disable the platform
    }
}

if (Normal boot)
{
    MAHashAllExtendTPM(Initial POST BIOS, PCR[0])
    GoTo POST_BIOS // Transfer control to POST_BIOS
}
// Note: the following else clause is optional depending if either the
// BIOS Recovery Mode or a Utility requiring physical presence
// indication from the boot state is part of the motherboard's design.
else if (executing BIOS Recovery Mode)
{
    MAHashAllExtendTPM(BIOS Recovery Code, PCR[0])
    GoTo BIOS_Recovery_Code
}
else if (indication of physical presence given to BIOS)
{
    if (Platform requires physical presence during
        boot state)
    {
        MAHashAllExtendTPM(Utility, PCR[0])
        MAPhysicalPresenceTPM( TCPA_PC_PHYSICAL_PRESENCE_MASK_SW |
                               TCPA_PC_PHYSICAL_PRESENCE_PRESENT)
        GoTo Physical_Presence_Utility
    }
}

POST_BIOS:
    TCPA_StatusCheck()
    Optionally TCPA_PassThroughToTPM(TPM_DisableOwnerClear)
    Optionally TCPA_PassThroughToTPM(TPM_DisableForceClear)

    If (Embedded Option ROMs)
        TPMHashAllExtendCRTM(Embedded Option ROMs, PCR[0])

    TCPA_HashLogExtendEvent(Platform Configuration, PCR[1])

    While (Unexecuted Option ROM present)
    {
        TCPA_HashLogExtendEvent(Visible Portion of Option ROM, PCR[2])
        Transfer control to Option ROM.
    }

INT_18:
    Choose next IPL Code
    TPMHashAllExtendCRTM(PCR[4], Chosen IPL Code) <
    TPMHashAllExtendCRTM(PCR[0-7], EV_Separator)
    TPMHashAllExtendCRTM(PCR[4], "Calling INT 19h")
    INT 19h // To Execute IPL Code

IPL:
    TCPA_HashLogExtendEvent(IPL Configuration Data, PCR[5])
    Transfer Control to OS Loader
    if (OS loader fails to load OS)
        GoTo INT_18

```

**BIOS\_Recovery\_Code:**

Transfer control of platform to BIOS Recovery Code  
When complete perform Platform Reset

**Physical\_Presence\_Utility:**

Transfer control of platform to Utility Requiring Physical Presence  
When complete perform Platform Reset

END

**6.3.2.2 S1 → S0****Informational comment:**

Responsible for this is the Platform Recovery Request logic implemented in the Platform Controller. If the system has been in a state where the CRTC has issued a command to the Platform Controller to perform a Platform Reset, then the Platform Controller will issue a Platform Reset command to the Platform. This will cause the Platform to enter a low power state.

*End of informational comment.*

No Action

**6.3.2.3 S2 → S0****Informational comment:**

Responsible for this is the Platform Recovery Request logic implemented in the TPM/CRTM. If the system has been in a state where the CRTC has issued a command to the Platform Controller to perform a Platform Reset, then the Platform Controller will issue a Platform Reset command to the Platform. This will cause the Platform to enter a low power state.

*End of informational comment.*

No Action

**6.3.2.4 S3 → S0****Informational comment:**

Responsible for this is the Platform Recovery Request logic implemented in the TPM/CRTM. If the system has been in a state where the CRTC has issued a command to the Platform Controller to perform a Platform Reset, then the Platform Controller will issue a Platform Reset command to the Platform. This will cause the Platform to enter a low power state.

This ODE must also contain a condition to indicate if the TPM or Platform have modified values.

There must be a mechanism to determine if the current POST is modified by malicious code and the platform has been modified. This is accomplished by the CRTC. After modifying BIOS, the ODE is responsible to monitor the platform for this before allowing a transition to S3. This is to allow the new BIOS to be measured. The CRTM is responsible for monitoring this behavior.

*End of informational comment.*

CRTM MUST be able to determine if there has been an update to any portion of the BIOS since the previous transition from S5. If the CRTM detects a modification to BIOS since the last transition from S5, the CRTM MUST either:

- Force the platform to transition to S5, or
- Make the contents of PCR[0] invalid.

```
MAInitTPM (stType = TCPA_ST_STATE)
If MAInitTPM returned OK
{
    If BIOS modified since last S5
    {
        Force transition to S5.
        or
        Invalidate PCR[0].
    }
    Transfer control to the OS.
}
else
{
    Force transition to S5.
    GoTo MAInitError in 6.3.2.1 S5 → S0
}
```

### 6.3.2.5 S4 → S0

~~Specified after exiting the boot loader~~

~~This is a fine point. This is a good TCG rule, we will never validate a memory image that has been loaded from a file. All BIOS implementations are required to validate the memory image before it is loaded into memory. This is a good security measure, because it prevents the possibility of loading a bad memory image into memory.~~

~~End of validation requirement.~~


Same as S5->S0 except IPL loads the saved memory image.

## 7. Event Logging

## 7.1 ACPI Table Usage

ଶ୍ରୀମତୀ ପାତ୍ନୀ କଣ୍ଠମୁଖୀ, କୋଣାରକ ଜିଲ୍ଲା

କେବଳ ଏକ ପରିମାଣରେ ଉପରେ ଉପରେ



## ■ Figure 7-1 ACPI Structure

Field	Byte Length	Byte Offset	Description
Header			
Signature	4	0	'TCPA'. Signature for the TCPA Table.
Length	4	4	Length, in bytes, of the entire TCPA Table. The length implies the number of Entry fields at the end of the table.
Revision	1	8	1
Checksum	1	9	Entire table must sum to zero.
OEMID	6	10	For instance: "HPINVT"
OEM Table ID	8	16	For the TCPA Table, the table ID is the manufacture model ID.
OEM Revision	4	24	OEM revision of TCPA table for supplied OEM Table ID.
Creator ID	4	28	Vendor ID of utility that created the table.
Creator Revision	4	32	Revision of utility that created the table.
Reserved	2	36	Reserved for future assignment by this specification, set to 0000h.
Log Area Maximum Length (LAML)	4	38	Identifies the maximum length (in bytes) of the system's pre-boot TCPA event log area. <b>Note:</b> For TCPA 1.1, this maximum log size is 64KB.
Log Area Start Address (LASA)	8	42	Contains the 64-bit physical address of the start of the system's pre-boot TCPA event log area, in QWORD format. <b>Note:</b> The log area ranges from address LASA to LASA+(LAML-1).

## 7.2 Measurement Event Log

Start of information block

TCPA\_HashLogEvent()

Events are logged using the TCPA\_PCR\_EVENT structure as defined in the Main Specification. These structures are stored as an unstructured array within the ACPM data area as defined in Section 7.1 ACPM Table Usage. Most of the pre-boot utilities, including ACPM, are responsible for populating data. The storage of this data using ACPM is a convenience because there are defined memory areas already in place to allow the transfer of this information to the Post-Boot State. Once the Post-Boot State controls the platform, the Post-Boot OS is expected to read this data and transfer it to be used event log.

End of informative block

The instantiation of the event log is an array of TCPA\_PCR\_EVENT structures as defined below.

### 7.2.1 Platform Independent Event Log Structure

Platform independent events SHALL be done using the events identified in the TCPA Main Specification. Examples of these are Validation Certificates. These are logged using the EV\_CODE\_CERT event type.

### 7.2.2 Platform Specific Event Log

For the events described in this section the EventType SHALL be EV\_PLATFORM\_SPECIFIC and the event field within the TCPA\_PCR\_EVENT structure SHALL be the PlatformSpecificEventLogStruct as defined in Section 7.2.2.1 Platform Specific Event Log Structure.

#### 7.2.2.1 Platform Specific Event Log Structure

The Events shall be the following structure.

```
PlatformSpecificEventLogStruct      STRUCT
    EventID          DD ? / Tag as defined in
                      Section 7.2.2.2 Platform Specific Event Tags
    EventDataSize   DD ? / Size of EventData
    EventData       DB ? / EventData
PlatformSpecificEventLogStruct      ENDS
```

#### 7.2.2.2 Platform Specific Event Tags

The EventID and EventDataSize elements are represented in big endian format.

##### 7.2.2.2.1 SMBIOS structure

Each event MAY consist of one or more complete SMBIOS records. This event may appear multiple times in the event log. The SMBIOS structure SHALL be logged using the following:

EventID = 0001h

EventData[] = One or more raw complete SMBIOS records.

##### 7.2.2.2.2 BIS Certificate

The BIS Certificate SHALL be logged using the following:

EventID = 0002h

EventData[] = Raw BIS Certificate

##### 7.2.2.2.3 POST BIOS ROM Strings

The BIOS ROM Strings SHALL be logged using the following:

EventID = 0003h

EventData[] = Hash of POST BIOS ROM Strings

##### 7.2.2.2.4 ESCD

The ESCD SHALL be logged using the following:

EventID = 0004h

EventData[] = Hash of ESCD Data

#### **7.2.2.2.5 CMOS**

The CMOS SHALL be logged using the following:

EventID = 0005h

EventData[] = Raw CMOS Data

#### **7.2.2.2.6 NVRAM**

The NVRAM SHALL be logged using the following:

EventID = 0006h

EventData[] = Raw NVRAM contents

#### **7.2.2.2.7 Option ROM Execute**

The BIOS logs the execution of each Option ROM into PCR[2] using the following:

EventID = 0007h

EventData[] = OptionROMExecuteStructure(including the PFA)

#### **7.2.2.2.8 Option ROM Configuration**

Option ROMs log events into PCR[3] using the following:

EventID = 0008h

EventData[] = OptionROMConfigStructure( include PFA)

#### **7.2.2.2.9 Option ROM Microcode Update**

Option ROMs log events into PCR[2] using the following:

EventID = 000Ah

EventData[] = Hash of Microcode that will be loaded.

### 7.2.3 EV\_ACTION Event Types

The following actions strings are defined. The strings below are enclosed in quotes for clarity; the actual log entries SHALL not include the quote characters. They SHALL be logged using the following:

EventType = EV\_ACTION

Event[] = ASCII string of the following:

String	Purpose and Comments	PCR
"Calling INT 19h"	BIOS is calling INT 19h. If no additional strings posted in log that means that the software which 'hooked' the INT 19 vector did not return control to the BIOS.	4
"Returned INT 19h"	BIOS Received control back from prior INT19h invocation.  If the called code is not TCPA-aware it may have loaded additional unmeasured code. However there is a log entry showing entry to (and measurement of) untrusted code.	4
"Return via INT 18h"	BIOS Received control back via INT 18h  If the called code is not TCPA-aware it may have loaded additional unmeasured code. However there is a log entry showing entry to (and measurement of) untrusted code.	4
"Booting BCV Device s"	BIOS is IPL/Booting a BCV Device.  The value 's' is a ASCII string that unambiguously describes the boot device. This SHOULD include an indication of logical or physical device location and any ID string returned by the device.	4
"Booting BEV Device s"	BIOS is IPL/Booting a BEV Device.  The value 's' is an ASCII string supplied by the BEV device.	4
"Entering ROM Based Setup"	BIOS is entering ROM based Setup during pre-boot environment.	0
"Booting to Parties N"	BIOS is IPL/Booting from a Parties Partition #N.  The value n is the actual numeric value of the partition number represented as a printable ASCII hex value. (e.g. partition zero would get the string value "0"). Where N is the index into the BEER table.	4
"User Password Entered"	User has entered the correct user password.	4
"Administrator Password Entered"	User has entered the correct administrator password.	4
"Password Failure"	The typed password did not match the stored password after a specified number of retries.	4


"Wake Event n"	Cause of the power to be applied to the platform where n is the WfM wake source (e.g. wake source zero would get the string value "0").	1
"Boot-Sequence User Intervention"	User altered the boot sequence	
"Chassis Intrusion"	The case was opened.	1
"Non Fatal Error"	A non-fatal POST error (e.g. keyboard failure) was encountered. This is any error that allows the system to continue the boot process	1
"Start Option ROM Scan"	BIOS has started the Option ROM scan.	2
"Unhiding Option ROM Code"	Unhiding Option ROM Code	2
"<OpRom Specific non-IPL String>"	An Option ROM vendor specific string for non-Boot/IPL events.	3
"<OpRom Specific IPL String>"	An Option ROM vendor specific string for Boot/IPL events.	5

## 8. Implementation

### Start of informative comment


The TCPA interfaces in the specification have been grouped into TCPA Application Interface, TCPA Pre-Boot Driver Interface, and a set of ACPI tables. This section contains information pertaining to the Entry Log. A diagram of these interactions and their relationships is in Figure 8-1. The relationships are listed below:

### End of informative comment



■ Figure 8-1 Pre-Boot Interfaces

## 8.1 Application Level Interface



Entering this interface the CPU MUST be in either real-mode or big-real-mode, and the gate A20 state is undefined. Upon exit the interface and gate A20 state MUST return in the same mode.

This interface only supports up to 4GB of physical address space.

### 8.1.1 General Calling Convention

Each function below will have the following general calling convention:

On entry:

- (AH) = BBh
- (AL) = Function selector, see below
- (ES) = Segment portion of the pointer to the input parameter block
- (DI) = Offset portion of the pointer to the input parameter block
- (DS) = Segment portion of the pointer to the output parameter block
- (SI) = Offset portion of the pointer to the output parameter block
- (EBX) = 'TCPA' (41504354h)
- (ECX) = 0
- (EDX) = 0

On return:

- (EAX) = Return code. If (AH) = 86h the function is not supported by the system.
- (DS:SI) = Modified based on specific function called

All other register contents including upper words of 32-bit registers are preserved. Note that this cannot be guaranteed if (AH) = 86h because the call could be made on a pre-TCPA BIOS.

### 8.1.2 Return Codes

The following are the defined error codes that pre-Boot functions MAY return:

Return Code	Value	Description
TCPA_PC_OK	0000h	The function returned successful.
TCPA_PC TPMERROR	TCPA_PC_OK + 01h   (TPM driver error << 16)	The TPM driver returned an error. The upper 16 bits contain the actual error code returned by the driver as defined in Section 8.2.3.6 Error and Return Codes.
TCPA_PC_LOGOVERFLOW	TCPA_PC_OK + 02h	There is insufficient memory to create the log entry.
TCPA_PC_UNSUPPORTED	TCPA_PC_OK + 03h	The requested function is not supported.

### 8.1.3 TCPA\_StatusCheck

**INT 1Ah (AH)=BBh, (AL)=00h**

This function call verifies the presence of the TCPA BIOS interface and provides the caller with the version of TCPA BIOS Specification to which the implementation complies. If required, MPInitTPM MAY be called to initialize the MP Driver during the first invocation of this function..

On entry:

(AH) = BBh  
(AL) = 00h

On return:

(EAX) = Return code. Set to 00000000h if the system supports the TCPA BIOS calls.  
(EBX) = 'TCPA' (41504354h)  
(CH) = TCPA BIOS Major Version (01h for version 1.0)  
(CL) = TCPA BIOS Minor Version (00h for version 1.0)  
(EDX) = BIOS TCPA Feature Flags  
(ESI) = Pointer to the Event Log

**Note:** The caller must assume that no registers are preserved by the call, since the call might be made in an unsupported system environment.

### 8.1.4 TCPA\_HashLogExtendEvent

INT 1Ah, (AH)=BBh, (AL)=01h

This function performs the functions of the: TSS\_HashAll, TPM\_Extend, and TSS\_LogEvent operation for the data region specified by the caller. The caller should verify the availability of this function by issuing a previous call to the Presence Check function, that way the caller can be assured that calls to this function preserve the register contents (including the upper 16 bits of 32-bit registers).

On entry:

(AH)	=	BBh
(AL)	=	01h
(ES)	=	Segment portion of the pointer to the HashLogExtendEvent input parameter block
(DI)	=	Offset portion of the pointer to the HashLogExtendEvent input parameter block
(DS)	=	Segment portion of the pointer to the HashLogExtendEvent output parameter block
(SI)	=	Offset portion of the pointer to the HashLogExtendEvent output parameter block
(EBX)	=	'TCPA' (41504354h)
(ECX)	=	0
(EDX)	=	0

On return:

(EAX)	=	TCPA_STATUS
(DS:SI)	=	Referenced buffer updated to provide return results.
All other registers are preserved.		

#### 8.1.4.1 HashLogExtendEvent Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set a minimum of 0018h
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	HashDataPtr	The 32-bit physical address of the start of the data buffer to be hashed, extended, and logged.
08h	DWORD	HashDataLen	The length, in bytes, of the buffer referenced by HashDataPtr.
0Ch	DWORD	PCRIndex	The PCR number to which the hashed result is to be extended.
14h	DWORD	LogDataPtr	The 32-bit physical address of the start of the data buffer containing the TCPA_PCR_EVENT data structure.
18h	DWORD	LogDataLen	The length, in bytes, of the TCPA_PCR_EVENT data

Offset	Size	Field Name	Description
			structure.

#### 8.1.4.2 HashLogExtendEvent Output Parameter Block

Offset	Size	Field Name	Description
00h	WORD	OPBLength	The length, in bytes, of the output parameter block, a minimum of 0048h.
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	EventNumber	The event number of the event just logged.
08h	20 BYTES	HashValue	The TCPA_HASH result of the HashAll function.

### 8.1.5 TCPA\_PassThroughToTPM

**INT 1Ah, (AH)=BBh, (AL)=02h**

This function provides a pass-through capability from the caller to the system's TPM. Refer to the TPM implementation appendix of the Main TCPA Specification for input/output parameter block formats. The caller should verify the availability of this function by issuing a previous call to the Presence Check function, that way the caller can be assured that calls to this function preserve the register contents (including the upper 16 bits of 32-bit registers).

The TPM in and out Operands are defined in the Main Specification.

On entry:

(AH)	=	BBh
(AL)	=	02h
(ES)	=	Segment portion of the pointer to the TPM input parameter block
(DI)	=	Offset portion of the pointer to the TPM input parameter block
(DS)	=	Segment portion of the pointer to the TPM output parameter block
(SI)	=	Offset portion of the pointer to the TPM output parameter block
(EBX)	=	'TCPA' (41504354h)
(ECX)	=	0
(EDX)	=	0

On return:

(EAX)	=	TCPA_STATUS
(DS:SI)	=	Referenced buffer updated to provide return results.

All other registers are preserved.

#### 8.1.5.1 TPM Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set a minimum of 008h
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	WORD	OPBLength	Size of TPM Output Parameter Block allocated
06h	WORD	Reserved	
08h	BYTE	TPMOperandIn	The TPM Operand Parameter Block to send to the TPM

**8.1.5.2 TPM Output Parameter Block**

Offset	Size	Field Name	Description
00h	WORD	OPBLength	The length, in bytes, of the output parameter block, a minimum of 0004h.
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	BYTE	TPMOperandOut	The TPM Operand Parameter Block received from the TPM

### 8.1.6 TCPA\_ShutdownPreBootInterface

**INT 1Ah, (AH)=BBh, (AL)=03h**

The IPL Code issues this call once it has its runtime access to the TPM available, and causes the system firmware to no longer respond to TCPA BIOS requests through this interface until the next system restart.

Calling this function is optional.

On entry:

(AH) = BBh  
(AL) = 03h  
(EBX) = 'TCPA' (41504354h)

On return:

(EAX) = TCPA\_STATUS

All other registers are preserved.

### 8.1.7 TCPA\_LogEvent

**INT 1Ah, (AH)=BBh, (AL)=04h**

This function MUST provide the TSS capability TSS\_LogEvent.

On entry:

- (AH) = BBh
- (AL) = 04h
- (ES) = Segment portion of the pointer to the LogEvent input parameter block.
- (DI) = Offset portion of the pointer to the LogEvent input parameter block.
- (DS) = Segment portion of the pointer to the LogEvent output parameter block
- (SI) = Offset portion of the pointer to the LogEvent output parameter block
- (EBX) = 'TCPA' (41504354h)
- (ECX) = 0
- (EDX) = 0

On return:

- (EAX) = TCPA\_STATUS
- (DS:SI) =

All other registers are preserved.

#### 8.1.7.1 LogEvent Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set to 001Ch
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	HashDataPtr	The 32-bit physical address of the start of the data buffer to be logged.
08h	DWORD	HashDataLen	The length, in bytes, of the buffer referenced by HashDataPtr.
0Ch	DWORD	PCRIndex	The PCR number to which the event is logged.
10h	DWORD	LogEventType	The EventType code to be logged with the resultant hash, as defined by the TCPA Trusted Subsystem Specification.
14h	DWORD	LogDataPtr	The 32-bit physical address of the start of the data buffer containing the TCPA_PCR_EVENT data structure.
18h	DWORD	LogDataLen	The length, in bytes, of the TCPA_PCR_EVENT data structure.

**8.1.7.2 LogEvent Output Parameter Block**

Offset	Size	Field Name	Description
00h	WORD	OPBLength	The length, in bytes, of the output parameter block, set to 000Ch.
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	EventNumber	The event number of the event just logged.

### 8.1.8 TCPA\_HashAll

**INT 1Ah, (AH)=BBh, (AL)=05h**

This function MUST provide the TSS capability: TSS\_HashAll.

On entry:

(AH)	=	BBh
(AL)	=	05h
(ES)	=	Segment portion of the pointer to the HashAll input parameter block
(DI)	=	Offset portion of the pointer to the HashAll input parameter block
(DS)	=	Segment portion of the pointer to the Digest
(SI)	=	Offset portion of the pointer to the Digest
(EBX)	=	'TCPA' (41504354h)
(ECX)	=	0
(EDX)	=	0

On return:

(EAX)	=	TCPA_STATUS
(DS:SI)	=	Referenced buffer updated to provide return results.
All other registers are preserved.		

#### 8.1.8.1 HashAll Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set to 0010h
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	HashDataPtr	The 32-bit physical address of the start of the data buffer to be hashed.
08h	DWORD	HashDataLen	The length, in bytes, of the buffer referenced by HashDataPtr.
0Ch	DWORD	AlgorithmID	The algorithm to use. In TCPA v1, this MUST be TCPA_ALG_SHA.

### 8.1.9 TCPA\_TSS

**INT 1Ah, (AH)=BBh, (AL)=06h**

This function provides optional TSS capabilities. If any TSS commands are implemented through this function TSS\_GetCapability MUST be implemented to give the caller the ability to determine which TSS Operations are supported. If no TSS Operations are supported this function MUST return with TCAP\_STATUS = TCPA\_PC\_UNSUPPORTED.

The TSS in and out Operands are defined in the TSS Specification.

On entry:

(AH)	=	BBh
(AL)	=	06h
(ES)	=	Segment portion of the pointer to the TSS input parameter block
(DI)	=	Offset portion of the pointer to the TSS input parameter block
(DS)	=	Segment portion of the pointer to the TSS output parameter block
(SI)	=	Offset portion of the pointer to the TSS output parameter block
(EBX)	=	'TCPA' (41504354h)
(ECX)	=	0
(EDX)	=	0

On return:

(EAX)	=	TCPA_STATUS
(DS:SI)	=	Referenced buffer updated to provide return results.
All other registers are preserved.		

#### 8.1.9.1 TSS Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set a minimum of 008h
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	WORD	OPBLength	Size of TSS Output Parameter Block allocated
06h	WORD	Reserved	
08h	BYTE	TSSOperandIn	The TSS Operand Parameter Block to send to the TPM

#### 8.1.9.2 TSS Output Parameter Block

Offset	Size	Field Name	Description
00h	WORD	OPBLength	The length, in bytes, of the output parameter block, a minimum of 0004h.

Offset	Size	Field Name	Description
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	BYTE	TSSOperandOut	The TSS Operand Parameter Block received from the TSS

**8.1.10 TCPA\_BIOSReserved****INT 1Ah, (AH)=BBh, (AL)=07h to 07Fh**

Remaining sub-functions in the range 07h to 07Fh are reserved for future definition by this specification.

**8.1.11 TCPA\_BIOSVendorReserved****INT 1Ah, (AH)=BBh, (AL)=80h to OFFh**

Reserved for Vendor specific functions.

On entry:

(AH) = BBh

(AL) = nnh

(EBX) = 'TCPA' (41504354h)

## 8.2 TPM Driver Interfaces

### 8.2.1 Module Architectures

#### 8.2.1.1 TPM Supplied BIOS Drivers

##### *Start of informative comment*

The TPM vendor may supply one or two BIOS drivers in addition to the normal QoS drivers depending on the type of BIOS. One of these is the Memory Present (MIP) driver for the POST BIOS environment, supporting the full TPM Communication Interface defined in this specification. The second BIOS driver is the Memory Absent (MIA) driver, which will run in a memory-less and stand-alone environment. Typically, this will be in the BIOS ROM BIOS is to be Configuration BIOS.

Both the MIA and the MIP driver will be provided for a BIOS with the integrated TPM architecture, while only the MIP driver will be provided for a BIOS with the integrated BIOS architecture.

##### *End of informative comment*

#### 8.2.1.2 Object Format of BIOS Drivers

Both drivers provide a standard object format to the BIOS vendor as described in this section.

The table below describes what the header of the BIOS drivers will look like and where the driver code should start. The BIOS will move the driver into high memory, and then call the start code of the driver. The driver code MUST be relocate-able and MUST be 32-bit code, capable of running in a flat segment memory model.

##### BIOS Driver Header

Offset	Size	Default-Value	Description
00h	WORD	55AAh	Signature used to designate the start of the BIOS driver. This is deliberately set different than the Option ROM header.
02h	DWORD		Pointer to beginning of code (Offset to entry point for the driver).
06h	WORD		Total size of the driver in bytes (including the header).
08h	DWORD	00000000h	Base address of the TPM (as set by BIOS).
0Ch	DWORD	00000000h	Optional 2 <sup>nd</sup> base address. This is for memory and I/O mapped or decoding I/O location/address (as set by BIOS).
10h	BYTE	FFh	IRQ Level (00h is not assigned FFh is not required) (as set by BIOS and MUST be sharable).
11h	BYTE	FFh	DMA Channel (FFh in none assigned) (as set by BIOS).
12h	BYTE		XOR-C checksum of entire driver including this header at driver build time. This is not maintained by the BIOS.
13h	BYTE	00h	Reserved and set to zero.
14h	DWORD	00000000h	PCI PFA if appropriate.
18h	DWORD	00000000h	USB, CardBus, etc
1Ch	DWORD	00000000h	Reserved and set to zero.
20h	Variable		Reserved for vendor specific data or is the entry point if vendor specific data not used.

XXh			Entry point into driver.
-----	--	--	--------------------------

### 8.2.1.3 Basic assumptions for both BIOS Drivers

#### 8.2.1.3.1 CMOSTimer

The CMOS Real Time Clock (RTC) will be available for both drivers and initialized by the caller. The RTC will be available by its legacy I/O addresses.

#### 8.2.1.3.2 Motherboard Initialization

All Motherboard chipset initialization (concerning the communication channel to TPM device) will be completed by the CRTM or POST-BIOS prior to calling the BIOS -CRTM-Driver or POST-Driver.

#### 8.2.1.3.3 Basic requirements

The BIOS drivers MUST fulfill the following requirements:

- The drivers MUST be completely self-contained since no BIOS services should be used;
- The drivers MUST check the validity of all the input parameters;
- The drivers MUST include block chaining for the transmission of large data blocks to and from the TPM device;
- The drivers are responsible to add and remove all TPM-Vendor specific protocol information to the TCPA-Transfer-Data (TCPA-Command);

### 8.2.2 Memory Absent (MA) Driver

#### **Start of Informational Comment**

This driver is designed to operate in a very limited environment. Specifically, it operates with no memory, using only the CPU registers for data storage. This driver MUST be implemented as a ROM-based service in a BIOS, otherwise it is unavailable.

It is recommended to use the CPU Registers and Dynamic RAM (DRAM) for the MA Driver. It is highly recommended to use memory mapped I/O for the MA Driver. The CPU Registers are preferred over memory mapped I/O when using memory mapped I/O is not supported by the BIOS or Core-RTM-Driver.

The purpose of the MA Driver is to verify and defend the functionality of S3C before memory is available. The MA driver uses TPM ROMS™ to perform this function and expects BIOS ROM support.

#### **End of Informational Comment**

#### 8.2.2.1 MA Driver Limitations

- No DMA
- No IRQ
- No Physical Memory
- MA-Driver Register usage table (General-Purpose and Segment register):

Register	Size	In / Out	Description
EAX	32	Not available	Driver must preserve this register.
EBX	32	Not available	Driver must preserve this register.
ECX	32	In / Out	Driver I/O; Set by the caller.
EDX	32	In / Out	Driver I/O; Set by the caller.
ESI	32	Not available	Driver must preserve this register.
EDI	32	Not available	Driver must preserve this register.
ESP	32	In (Offset)	Offset of the pointer to argument packet see Section 8.2.2.2. Set by the caller.
SS	16	In (Segment)	Segment of the pointer to argument packet see Section 8.2.2.2. Set by the caller.

- All other registers MAY be used as working registers by the MA driver without preserving them.
- The IA-32 processor (PIII, Athlon or equivalent processor) architecture supports MMX/ 3DNow and FPU. It MAY be negotiated between the BIOS vendor (more specifically the vendor of the Core RTM) and the supplier of the Core-RTM-Driver (typically the TPM vendor) that this Driver can use the MMX/3DNow register MM0 through MM7 as working registers. (Note: The MMX registers are mapped to the physical location of the floating-point registers (R0 through R7). This means when a value is written into an MMX register using an MMX instruction, the value also appears in the corresponding floating-point register.)

#### Trademarks

- AMD, the AMD logo, AMD Athlon, K6, 3DNow!, and combinations thereof, and K86 are trademarks, and AMD-K6 is a registered trademark of Advanced Micro Devices, Inc.
- Microsoft is a registered trademark of Microsoft Corporation.
- MMX is a trademark and Pentium is a registered trademark of Intel Corporation.
- Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

### 8.2.2.2 MA Driver Argument Packet Structure

On entry to the MA driver, SS:ESP points to an instance of this structure. The CTRM MAY have one or more of these structures per function to allow multiple calls into a single function from different locations.

```
MADriverArgPacketStruct  STRUC
    ReturnAddr    DD ? ; [IN] Return address. Allows driver to retron via RET.
    HeaderPtr     DD ? ; [IN] Pointer to the BIOS Driver Header (Reference 8.2.1.2).
    FunctionNum   DB ? ; [IN] Function number identifying the function to perform.
MADriverArgPacketStruct ENDS
```

### 8.2.2.3 Parameters and Structures

#### 8.2.2.3.1 Parameter pbInBuf

<b>BYTE</b> <i>pbInBuf</i>	
Description	Pointer to start address of the input data for the data transfers to TPM.

#### 8.2.2.3.2 Parameter dwInPCRLen

<b>DWORD</b> <i>dwInPCRLen</i>	
Description	Upper 16 bits contains the PCRIndex. The lower 16 bits contain the length of the input data record – 1. (i.e., FFFFh hashes 65536 bytes.)

#### 8.2.2.3.3 Parameter bMAInitTPMFctId

<b>BYTE</b> <i>bMAInitTPMFctId</i>	
Description	<p>Selects the TPM-Operation for the CTRM-Driver initialization. 00h= No TPM-Operation is selected.</p> <p>To activate the TPM_Startup command set this parameter with a TCPA_STARTUP_TYPE identifier specified in the Main Specification (see TPM_Startup section in Main Specification).</p>

#### 8.2.2.3.4 Parameter bMAPhyPresenceTPMCmdId

<b>BYTE</b> <i>bMAPhyPresenceTPMCmdId</i>	
Description	<p>Selects the TPM-Operation for the PhysicalPresence command.</p> <p>This value is used in the TPM-Param-Block of the TPM_PhysicalPresence command. For the detailed definition of this identifier please use the Main Specification.</p>

### 8.2.2.4 MA Driver Functions

#### 8.2.2.5 MA Driver Function Int\_rfac

The function number is contained in the FunctionNum field of the MADriverArgPacketStruct structure (Reference Section 8.2.2.2). The base for the function numbers is 01h. The offset for vendor specific driver function numbers is 80h. All functions return their exit code in the DL Register.


##### 8.2.2.5.1 Function MAInitTPM (Function Number: 01h)

The first call to the MA Driver must execute this function. This function does the initialization of the TPM and establishes and verifies the communication (with the parameters from the header) between the MA Driver and the TPM. If a TPM Operation is selected by the *bTPMInitCRTMFctId* parameter this function will send the command string to the TPM.

A TPM device can be opened with the same address only once by one host at a time. If the requested access cannot be granted (e.g., invalid input parameter) or if opening the connection to the TPM ends unsuccessfully, the function returns corresponding *errorCode*.

BYTE MAInitTPM ((BYTE bMAInitTPMFctId);	
Input Parameters	$DL = bMAInitTPMFctId$ Function identifier for the TPM_Startup operation (see 8.2.2.3.3).
Return Value	$DL = \text{return value of this function}$ One of the following values: <b>TPM_OK</b> <b>TPM_IS_LOCKED</b> <b>TPM_NO_RESPONSE</b> <b>TPM_INVALID_RESPONSE</b> <b>TPM_RESPONSE_TIMEOUT</b> <b>TPM_INVALID_ACCESS_REQUEST</b> <b>TPM_FIRMWARE_ERROR</b> <b>TPM_GENERAL_ERROR</b> <b>TPM_TRANSFER_ABORT</b> <b>TPM_TCPC_COMMAND_ERROR</b>

### 8.2.2.5.2 Function MAHashAllExtendTPM (Function Number: 02h)



BYTE MAHashAllExtendTPM (DWORD *pbInBuf, DWORD dwInPCRLen);	
Input Parameters	<i>EDX = pbInBuf</i> Pointer to the start address of input buffer containing the data for the TPM device (see 8.2.2.3.1). <i>ECX = dwInPCRLen</i> PCRIndex and Length of the input buffer data (see 8.2.2.3.2).
Return Value	<i>DL = return value of this function</i> One of the following values: <b>TPM_OK</b> <b>TPM_IS_LOCKED</b> <b>TPM_NO_RESPONSE</b> <b>TPM_INVALID_RESPONSE</b> <b>TPM_RESPONSE_TIMEOUT</b> <b>TPM_INVALID_ACCESS_REQUEST</b> <b>TPM_FIRMWARE_ERROR</b> <b>TPM_GENERAL_ERROR</b> <b>TPM_TRANSFER_ABORT</b> <b>TPM_TCPA_COMMAND_ERROR</b>

### 8.2.2.5.3 Function MAPhysicalPresenceTPM (Function Number: 03h)

#### **Scope of informative comments:**

This function enables the TCPA Processor to exchange operations with the computer system associated with the local Physical TPM (TPM) of the host system (see 8.2.2.3.1).



It has three purposes:  
 1) To determine if an example of the function returns the right response from the TPM.  
 2) To test the function's timing characteristics and integrity of the return value of the function.  
 3) To verify compatibility of the host and related components of the system.

#### **See informative comments:**

<b>BYTE MAPhysicalPresenceTPM (BYTE bMAPhPhysicalPresenceTPMCmdId);</b>	
<b>Input Parameters</b>	<i>DL = bMAPhPhysicalPresenceTPMCmdId</i> Command identifier for the TPM_PhysicalPresence operation (see 8.2.2.3.4).
<b>Return Value</b>	<i>DL = return value of this function</i>  One of the following values: <b>TPM_OK</b> <b>TPM_IS_LOCKED</b> <b>TPM_NO_RESPONSE</b> <b>TPM_INVALID_RESPONSE</b> <b>TPM_RESPONSE_TIMEOUT</b> <b>TPM_INVALID_ACCESS_REQUEST</b> <b>TPM_FIRMWARE_ERROR</b> <b>TPM_GENERAL_ERROR</b> <b>TPM_TRANSFER_ABORT</b> <b>TPM_TCPC_COMMAND_ERROR</b>

### 8.2.3 Memory Present (MP) Driver

#### 8.2.3.1 Architecture



■ Figure – 7.1 Pre-Boot Driver Interface

### 8.2.3.2 MP Driver Limitations

- No Interrupts are allowed. The MP driver MUST poll the TPM.
- The MP driver MAY be relocated after MAInitTPM and at any time between call MP driver functions.
- MP Driver needs to be placed into ACPI non-reclaimable area. The driver MUST support being relocated between calls.
- The resources allocated to the TPM MAY be changed by the BIOS between calling MP driver functions, therefore, the MAInitTPM function MUST be recallable.
- All registers not used for return parameters MUST be preserved.
- MP Driver needs to be built such that it has any data memory it requires is part of the body of the driver image.

### **8.2.3.3 Parameters and Structures**

#### **8.2.3.3.1 Parameter pInBuf**

<b>Description</b>	Pointer to input data for the data transfers to TPM.
--------------------	--

#### **8.2.3.3.2 Parameter pbOutBuf**

Description	Pointer to output buffer for the data transfers from the TPM.
-------------	---

### 8.2.3.3.3 Parameter dwInLen

**Description** Length of the input data record.

#### **8.2.3.3.4 Parameter dwOutLen**

**Description**      **DWORD dwOutputLen**: **DWORD** to store the length info of the output data record.

### **8.2.3.3.5 Structure TPMTransmitEntry**

#### **REFERENCES AND NOTES**

This situation is likely to be found in most American cities from small and sparsely populated to the most heavily populated and industrialized. Studies have been made in many of the larger cities in the United States, and some of the findings will be cited. Little could be done before 1910, but now we have available a great deal of information.

కుటుంబాల విషయాల పరిశీలన.

```
TPMTransmitEntryStruct    STRUC
    pbInBuf    DD ?      ; [IN]      Pointer to input data for the data transfers to TPM.
    dwInLen   DD ?      ; [IN]      Length of the input data record.
    pbOutBuf   DD 0      ; [OUT]     Pointer to output buffer for the data from the TPM.
    dwOutLen   DD 0      ; [IN/OUT]  DWORD to store the length info of the output data record.
TPMTransmitEntryStruct    ENDS
```

The parameter pdwOutLen is both an input and output parameter:

As input (entry point of this function) it specifies the maximum number of bytes, which can be read from the TPM device to the output buffer. If the function terminates successfully the value of this variable is adjusted to match with the number of bytes received from the TPM.

### **8.2.3.3.6 Parameter IpTPMTransInfo**

**TpmIPMMirTransInfo** Pointer to a **TPMTransmitEntryStruct**, which carries the input and output parameters for data transfer between host system and TPM device.

### 8.2.3.4 MP Driver function interface

The AL-Register contains the function selector number for the different functions of this driver (the base for this is **01h**). The offset for vendor specific driver function numbers is 80h. All these functions returns there exit code in AL-Register.

#### 8.2.3.4.1 Function MPInitTPM (Function-Nr-AL-Register: 01h)

This function is performed the first time the driver is called. It is used to initialize the TPM if not already done by the BIOS Boot Block or if there are some differences between the communication parameters for the CTRM and POST-Phase. This function must be also called if the BIOS moves the I/O address used by the TPM (such as if BIOS performs PnP conflict resolution).

This function does the initialization of the TPM and the driver and establishes (opens a connection) and verifies the communication (with the parameters from the header) between the POST-Driver and the TPM. If the interrupt number is set to FFh no interrupts are generated. This means the interrupts are disabled in the TPM device and the communication runs in polling mode this is the default mode.

A TPM device can be opened with the same address only once by one host at a time. If the requested access cannot be granted (e. g. invalid input parameter) or if opening the connection to the TPM ends unsuccessfully, the function returns corresponding *errorCode*.

BYTE MPInitTPM (Void);	
Input Parameters	All necessary Inputs are located in the driver header structure (see 8.2.1.2).
Output Parameters	None
Return Value	<p>AL = return value of this function</p> <p>One of the following values:</p> <p>TPM_OK      TPM_INVALID_ADR_REQUEST      TPM_IS_LOOKED      TPM_INVALID_DEVICE_ID      TPM_INVALID_VENDOR_ID      TPM_RESERVED_REG_INVALID      TPM_FIRMWARE_ERROR      TPM_UNABLE_TO_OPEN      TPM_GENERAL_ERROR</p>

### 8.2.3.4.2 Function MPCCloseTPM (Function-Nr-AL-Register: 02h)

Closes a connection to a TPM device with the specified parameters in the header. All data related to this connection to the device, such as allocated memory, are released. The registers in the configuration space of the TPM device are reinitialized to the reset status and the logical device is deactivated.

If the specified parameters in the header are not valid, or if closing of the connection to the TPM ends unsuccessfully, the function fails and returns corresponding *errorCode*.

<b>BYTE MPCCloseTPM</b> (void);	
<b>Input Parameters</b>	<i>All necessary inputs are located in the driver header structure (see 8.2.1.2).</i>
<b>Output Parameters</b>	<i>None</i>
<b>Return Value</b>	<p><i>AL = return value of this function</i></p> <p><i>One of the following values:</i></p> <p><b>TPM_OK</b>  <b>TPM_INVALIDADR_REQUEST</b>  <b>TPM_UNABLE_TO_CLOSE</b>  <b>TPM_GENERAL_ERROR</b></p>

**8.2.3.4.3 Function MPGetTPMStatusInf (Function-Nr-AL-Register: 03h)**

This function reads the current error and status information from the TPM device. All data related to this connection, such as allocated memory, are still valid.

If the specified parameters in the header are not valid, or this device is not yet open, the function fails and returns an error flag.

<b>DWORD MPGetTPMStatusInfo (void);</b>	
<b>Input Parameters</b>	<i>All necessary inputs are located in the driver header structure (see 8.2.1.2).</i>
<b>Output Parameters</b>	<i>None</i>
<b>Return Value</b>	<i>EAX = return value of this function</i>  <i>For the coding of the return value see 8.2.3.5.</i>

#### 8.2.3.4.4 Function MPTPMTransmit (Function-Nr-AL-Register: 04h)

Transmits the data from the input buffer (\*pbInBuf) to the TPM and reads the response from the TPM to the output buffer (\*pbOutBuf). After successful Power-On and opening a TPM connection, the host can send the first request to the TPM by writing the bytes to the TPM. When the request is processed by the TPM and the response is available the TPM firmware issues an interrupt (or polling by the host if the interrupt is disabled) and the host can read it.

This function is responsible for block chaining and error handling during the interaction with the TPM device over communication interface.

All vendor specific transport protocol information are added and removed by this function. The input and output buffer contains only TCPA-Command-Param-Lists, this data streams are opaque to this function. This means that the TCPA-Command-Param-Lists in these buffers will be not interpreted or reorganized by this function.

If no open connection to a TPM device is available, if it returns no response, if the function calling parameters are invalid, or the transmission of the data block to the TPM ends unsuccessfully, the function fails and returns corresponding *errorCode*.

[BYTE] MPTPMTransmit [MPTPMTransmitEntryStruct *] [TPMTransInfo]	
Input Parameters	<p><i>ESI</i> = pointer to a TPMTransmitEntryStruct (see 8.2.3.3.5).</p> <p><i>pblnBuf</i> Pointer to the input buffer containing the data (TCPA command string) for the TPM device (see 8.2.3.3.1).</p> <p><i>dwinLen</i> Length of the input buffer data (see 8.2.3.3.3).</p>
Input/Output Parameters	<p><i>pdwOutLen</i> Pointer to store the length info of the received data (see 8.2.3.3.4). It also carries the size (input) of the OutBuf to store the response of the TPM device.</p>
Output Parameters	<p><i>pbOutBuf</i> Pointer to the output buffer to store the data from the TPM device (see 8.2.3.3.2).</p>
Return Value	<p><i>AL</i> = return value of this function</p> <p>One of the following values:</p> <p><b>TPM_OK</b>  <b>TPM_IS_LOCKED</b>  <b>TPM_NO_RESPONSE</b>  <b>TPM_INVALID_RESPONSE</b>  <b>TPM_RESPONSE_TIMEOUT</b>  <b>TPM_INVALID_ACCESS_REQUEST</b>  <b>TPM_FIRMWARE_ERROR</b>  <b>TPM_GENERAL_ERROR</b>  <b>TPM_TRANSFER_ABORT</b></p>

### 8.2.3.5 Return-Values for MPGetTPMStatusInfo (Function: 03h)

If the return value is **zero** no error condition is active for this TPM connection. This status is the OK-Status of the TPM device.

DWORD-Return-Value	
Bit	Descriptions
0	If set a general error condition is active for this TPM connection. For details evaluate the condition of the following error information (Bit 1:15).
1	Invalid status/error request access.
2	If set a general firmware error occurred during start up of the TPM firmware.
3	Time out occurred during send process of the request sequence to the TPM device.
4	Response time out in TPM communication.
5	Transfer communication abort with the TPM device.
6	Reserved. This bit is read-only and has a value of 0.
7	Reserved. This bit is read-only and has a value of 0.
8	Reserved. This bit is read-only and has a value of 0.
9	Reserved. This bit is read-only and has a value of 0.
10	Reserved. This bit is read-only and has a value of 0.
12	Reserved. This bit is read-only and has a value of 0.
13	Reserved. This bit is read-only and has a value of 0.
14	Reserved. This bit is read-only and has a value of 0.
15	Reserved. This bit is read-only and has a value of 0.
16	If set a general status information is available for this TPM. For details evaluate the condition of the following status information (Bit 17:31).
17	The TPM device is not personalized (e. g. Endorsement key pair is missing).
18	Integrity discrepancy in the TPM initialization.
19	Self-Test of TPM device complete.
20	Data transmission with TPM device active.
21	Reserved. This bit is read-only and has a value of 0.
22	Reserved. This bit is read-only and has a value of 0.
23	Reserved. This bit is read-only and has a value of 0.
24	Reserved. This bit is read-only and has a value of 0.
25	Reserved. This bit is read-only and has a value of 0.
26	Reserved. This bit is read-only and has a value of 0.
27	Reserved. This bit is read-only and has a value of 0.
28	Reserved. This bit is read-only and has a value of 0.
29	Reserved. This bit is read-only and has a value of 0.
30	Reserved. This bit is read-only and has a value of 0.
31	Reserved. This bit is read-only and has a value of 0.

### 8.2.3.6 Error and Return Codes

The base number for the return codes is **TPM\_RET\_BASE = 01h**. The catalog of error and return codes can be extended to include TPM vendor specific return codes at the end of this list.

If either driver fails to communicate with the TPM it MUST do one of the following:

- Permanently disable the connection to the TPM,
  - Take action to prevent the platform from loading the Operating System,
  - Perform a Platform Reset, or
  - Force transfer control of the platform to a manufacturer approved environment.

Error Code	Value	Description
TPM_OK	00h	Indicator of successful execution of the function.
TPM_GENERAL_ERROR	TPM_RET_BASE + 00	A general unidentified error occurred.
TPM_IS_LOCKED	TPM_RET_BASE + 01	The access cannot be granted the device is open.
TPM_NO_RESPONSE	TPM_RET_BASE + 02	No response from the TPM device.
TPM_INVALID_RESPONSE	TPM_RET_BASE + 03	The response from the TPM was invalid.
TPM_INVALID_ACCESS_REQUEST	TPM_RET_BASE + 04	The access parameters for this function are invalid.
TPM_FIRMWARE_ERROR	TPM_RET_BASE + 05	Firmware error during start up.
TPM_INTEGRITY_CHECK_FAILED	TPM_RET_BASE + 06	Integrity checks of TPM parameter failed.
TPM_INVALID_DEVICE_ID	TPM_RET_BASE + 07	The device ID for the TPM is invalid.
TPM_INVALID_VENDOR_ID	TPM_RET_BASE + 08	The vendor ID for the TPM is invalid.
TPM_UNABLE_TO_OPEN	TPM_RET_BASE + 09	Unable to open a connection to the TPM device.
TPM_UNABLE_TO_CLOSE	TPM_RET_BASE + 10	Unable to close a connection to the TPM device.
TPM_RESPONSE_TIMEOUT	TPM_RET_BASE + 11	Time out for TPM response.
TPM_INVALID_COM_REQUEST	TPM_RET_BASE + 12	The parameters for the communication access are invalid.
TPM_INVALID_ADDR_REQUEST	TPM_RET_BASE + 13	The address parameter for the access is invalid.
TPM_WRITE_BYTE_ERROR	TPM_RET_BASE + 14	Bytes write error on the interface.
TPM_READ_BYTE_ERROR	TPM_RET_BASE + 15	Bytes read error on the interface.
TPM_BLOCK_WRITE_TIMEOUT	TPM_RET_BASE + 16	Blocks write error on the interface.
TPM_CHAR_WRITE_TIMEOUT	TPM_RET_BASE + 17	Bytes write time out on the interface.
TPM_CHAR_READ_TIMEOUT	TPM_RET_BASE + 18	Bytes read time out on the interface.
TPM_BLOCK_READ_TIMEOUT	TPM_RET_BASE + 19	Blocks read error on the interface.
TPM_TRANSFER_ABORT	TPM_RET_BASE + 20	Transfer abort in communication with TPM device.
TPM_INVALID_DRV_FUNCTION	TPM_RET_BASE + 21	Function number (AL-Register) invalid for this driver.
TPM_OUTPUT_BUFFER_TOO_SHORT	TPM_RET_BASE + 22	Output buffer for the TPM response to short.
TPM_FATAL_COM_ERROR	TPM_RET_BASE + 23	Fatal error in TPM communication.
TPM_INVALID_INPUT PARA	TPM_RET_BASE + 24	Input parameter for the function invalid.
TPM_TCPC_COMMAND_ERROR	TPM_RET_BASE + 25	Error during execution of a TCPC command.
TPM_VENDOR_BASE_RET	128	Start point for return codes are reserved for use by TPM vendors.

## 8.3 Physical Presence

### Start of informative content

Physical presence is determined by data in volatile memory TPM components. These components are generally used to bypass owner or other user commands where the authentication state is implemented in the TPM as an owner or user. The methods are classified as either Owner Only or User Implemented. It is recommended that the mechanism is unique enough to the system to prevent tampering of the CRTM.

### End of informative content

The Motherboard MAY provide a mechanism that provides proof of a human's physical presence to the Platform.

### 8.3.1 Physical Switch

A physical switch or jumper or momentary button that when activated provides a Physical Presence signal to the TPM. It MUST NOT be possible to generate this signal from software. This switch, jumper, or button MUST be in a location typically inaccessible to the user during the normal operation of the platform. Example: A DIP switch connected to the Motherboard which is within the platform case.

### 8.3.2 Indication of Physical Presence from the CRTM

The CRTM MAY be designed to detect the user's physical presence and use the TSC\_PhysicalPresence operation to indicate physical presence to the TPM. If a utility external to the CRTM is predicated upon an indication of physical presence, it MUST be designed such that it can only be executed if the user is physically present at the platform (e.g., insertion of a floppy disk, USB device, pressing a button) The CRTM MUST perform one of the two following sequences based on the indication of physical presence:

- Physical Presence NOT indicated: Exit normally, processing the remaining portions of the pre-boot environment.

In this option, prior to exiting the CRTM, it MUST set the physicalPresenceMask flag appropriate to the design of the platform. If physicalPresenceMask is TRUE, the CRTM MUST set the PhysicallyPresent to FALSE and PhysicalPresenceLock to TRUE.

- Physical Presence IS indicated: Transfer control of the platform to the utility that requires physical presence.

Prior to transferring control of the platform to the utility that requires physical presence, the CRTM MAY leave the PhysicalPresenceMask, PhysicallyPresent, and, the PhysicalPresenceLock flags in any state appropriate for the design of the platform and entry into the utility. However, upon exit from the utility, it MUST set the physicalPresenceMask flag appropriate to the design of the platform. If physicalPresenceMask is TRUE, the CRTM MUST set the PhysicallyPresent to FALSE and PhysicalPresenceLock to TRUE.